

<u> HG.</u> 1





DEVICE ADDRESS COMPARATOR CIRCUIT DEVICE ADDRESS MATCHING SIGNAL DEVICE CODE MATCHING SIGNAL DEVICE CODE COMPARATOR CIRCUIT **IIC I/F Device** IIC BUS INPUT **DEVICE ADDRESS** DEVICE CODE START CONDITION

FIG. 4







FIG. 5



DEVICE ADDRESS SET TO n




## FIG. 7



\*EEPROM-EQUIPPED MICROCOMPUTER SYSTEM





EEPROM-EQUIPPED MICROCOMPUTER SYSTEM (2 CPUS) OPERABLE AS SERIAL EEPROMS HAVING ADDRESSES n,m

No ACK

R/W (READ=1)

DEVICE ADDRESS

DEVICE CODE

FIG. 8





FIG. 9



IIC BUS DATA x.	DEVICE ADDRESS WORD*	UPPER MEMORY ADDRESS	LOWER MEMORY ADDRESS	WRITE DATA
1	10100000	H' FF	H' 10	KEY CODE
2	10100000	H' FF	H' 09	xxxxx101
3	10101010	H' 00	H' 00	WRITE DATA

FIG.10




FIG. 11




FIG. 12






FIG. 13
MONOS MEMORY CELL



## FLOTOX MEMORY CELL



## **IFLASH MEMORY CELL**

